S/390 Parallel Enterprise Server CMOS Cryptographic Coprocessor
نویسندگان
چکیده
As the Internet becomes the basis for electronic commerce, and as more businesses automate their data processing operations, the potential for unauthorized disclosure of sensitive data increases. On-line databases are becoming increasingly large and complex. Sensitive data is transmitted on communication lines and often stored off-line. As a result, the efficient, economical protection of enterprise-critical information is becoming increasingly important in many diverse application environments. The protection required to conduct commerce on the Internet, provide data confidentiality, and provide user authentication can be achieved only by cryptographic services and techniques. The high-speed, physically secure IBM S/390 CMOS Cryptographic Coprocessor for S/390 Parallel Enterprise Servers, together with the IBM Integrated Cryptographic Service Facility (ICSF), an IBM licensed program for the OS/390 operating system, provides the ability to encrypt and decrypt data, generate and manage cryptographic keys, perform PIN operations, and perform other cryptographic functions dealing with data integrity, digital signatures, and key exchange. Introduction The IBM S/390* CMOS Cryptographic Coprocessor for S/390 Parallel Enterprise Servers* [1], herein called the S/390 Cryptographic Module (SCM), is an extension to the S/390 central processor unit (CPU) and can be considered as an additional execution element. It is implemented on a single CMOS chip that connects both physically and logically to a CPU, and is supported by the IBM Integrated Cryptographic Service Facility (ICSF) [2]. Depending on the model, one or two SCMs are provided. Figure 1 shows a S/390 system architecture with two SCMs. The SCM hardware implements the S/390 cryptographic architecture, which is an extension of the S/390 architecture [3]. Available only in the ESA/390* mode, it is an upward-compatible extension to the Integrated Cryptographic Facility (ICRF) provided on the bipolar S/390 Enterprise Servers. All functions to support data privacy, message authentication, personal identification, and key management (along with many extensions) are provided as they were for ICRF. These functions and the associated instructions are referred to as the direct attached crypto (DAC) operations. For DAC operations, each SCM appears to be attached to only one CPU in the configuration and functions as an integral part of that CPU. That is, the DAC instructions are performed synchronously with the instruction processing of that CPU.
منابع مشابه
S/390 CMOS Cryptographic Coprocessor Architecture: Overview and design considerations
This paper describes the design objectives and presents an overview of the design for the IBM S/390T CMOS Cryptographic Coprocessor, also known as the S/390 cryptographic module (SCM). The SCM is fully compatible with the earlier S/390 cryptographic module, ICRF (Integrated Cryptographic Facility), and has been certified by the National Institute of Standards and Technology at the highest level...
متن کاملPLL modeling and verification in a cycle-simulation environment
Recent advances in technology, computer architecture, and automated design environments have ushered in a new era of computer design in which large complex servers such as the S/390 G5 Parallel Enterprise ServerTM can be delivered with times to market once reserved for low-end systems such as single-user workstations and personal computers. Yet, the time to market is inversely proportional to c...
متن کاملS/390 Parallel Enterprise Server Generation 3: A balanced system and cache structure
Since initiating the information technology industry-wide transition from bipolar to CMOS technology with the first generation of S/390@ processors in 1994, IBM reached another major milestone with the introduction of the third generation in September 1996. The balanced system and cache structure and the modularity of the components of Generation 3 support a wide performance range from a unipro...
متن کاملCMOS floating-point unit for the S/390 Parallel Enterprise Server G4
The S/390@ floating-point unit (FPU) on the fourth-generation (G4) CMOS microprocessor chip has been implemented in a CMOS technology with a 0.20-pm effective channel length and has been demonstrated at more than 400 MHz. The microprocessor chip is 17.35 by 17.30 mm in size, and one copy of the FPU including the dataflow and control flow but not including the FPR register file is 5.3 by 4.7 mm ...
متن کاملStandard-cell-based design methodology for high-performance support chips
We describe the methodology used for the design of a set of CMOS support chips used in the IBM S/390@ Parallel Enterprise Server Generations 3 and 4. The logic design is based on functional units, and the majority of the logic is implemented by standard cell elements placed and routed flat, using timing-driven techniques. Custom library elements are used wherever needed for performance reasons....
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IBM Journal of Research and Development
دوره 43 شماره
صفحات -
تاریخ انتشار 1999